[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: Terry's DRSSTC - Class Of Operation?
- To: tesla@xxxxxxxxxx
- Subject: Re: Terry's DRSSTC - Class Of Operation?
- From: "Tesla list" <tesla@xxxxxxxxxx>
- Date: Tue, 03 May 2005 17:27:21 -0600
- Delivered-to: testla@pupman.com
- Delivered-to: tesla@pupman.com
- Old-return-path: <teslalist@twfpowerelectronics.com>
- Resent-date: Tue, 3 May 2005 17:28:15 -0600 (MDT)
- Resent-from: tesla@xxxxxxxxxx
- Resent-message-id: <2gHeLB.A.cSC.MkAeCB@poodle>
- Resent-sender: tesla-request@xxxxxxxxxx
Original poster: "Harold Weiss" <hweiss@xxxxxxxxxx>
Hi Dave,
Now that sounds like a fun project idea! I have a couple of old Apple
II+'s hanging around that still work. Overclock it and if it takes a hit,
no great loss.
David E Weiss
Original poster: Davetracer@xxxxxxx
Personally I'd be tempted to try a 6502 processor. The thing is darn near
a RISC, gets stuff done in 1-3 cycles, and is now available in up to 20
Mhz versions. You can code in assembly or use many a different language
for it. (6502's are commonly used as dedicated micros in modems to do
stuff like on-the-fly compression).
-- thanks,
Dave