Re: Calendar

• To: tesla-at-pupman-dot-com
• Subject: Re: Calendar
• From: bob golding <yubba-at-clara-dot-net> (by way of Terry Fritz <terryf-at-verinet-dot-com>)
• Date: Thu, 15 Oct 1998 18:29:59 -0600
• Approved: terryf-at-verinet-dot-com

Hi all,
	i am designing a new flat plate cap, and want to try malcolms  idea of
keeping the voltage on each section below 2 Kv.
I have worked out that with by system (9Kv 50mA) I will need 10 sections of
177000 pF. This in itself is not a problem. what I was wondering is what is
the upper limit of separate sections one can use before  the e.s.r. becomes
a significant problem? I am planning to keep the plates to around 7" x 7"
and the dielectric thickness to 0.010".

any comments welcome

bob golding

bob yubba-at-clara-dot-net>

• Prev: Re: UK Neon Sign Transformers
• Next: Re: FW: HV rectifier data anyone?
• Index(es):
  • Main
  • Thread